

## 1-Bit ALU with Add, Or, And

- Multiplexor selects between Add, Or, And operations.



## 32-bit Ripple Carry Adder

- 1-bit ALUs are connected "in series" with the carry-out of 1 box going into the carry-in of the next box.



## Incorporating Subtraction

- Must invert bits of B and add a 1 Include an inverter.
- Carryln for the first bit is 1.
- The Carryln signal (for the first bit) can be the same as the Binvert signal.



## Incorporating NOR and NAND



## Incorporating SLT

- Perform a - b and check the sign.
- New signal (Less) that is zero for ALU boxes 1-31.
- The $31^{\text {st }}$ box has a unit to detect overflow and sign the sign bit serves as the Less signal for the $0^{\text {th }}$ box.



## Incorporating BEQ

- Perform a-b and confirm that the result is all zero's.



## Control Lines



## Control Lines

- What are the values of the control lines and what operations do they correspond to?

|  | Ai | Bn | Op |
| :--- | :---: | :---: | :---: |
| AND | 0 | 0 | 00 |
| OR | 0 | 0 | 01 |
| Add | 0 | 0 | 10 |
| Sub | 0 | 1 | 10 |
| SLT | 0 | 1 | 11 |
| NOR | 1 | 1 | 00 |



## Speed of Ripple Carry

- The carry propagates through every 1-bit box: each 1-bit box sequentially implements AND and OR - total delay is the time to go through 64 gates!
- You know that any logic equation can be expressed as the sum of products - so it should be possible to compute the result by going through only 2 gates!
- Caveat: need many parallel gates and each gate may have a very large number of inputs - it is difficult to efficiently build such large gates, so we'll find a compromise:
- Moderate number of gates.
- Moderate number of inputs to each gate.
- Moderate number of sequential gates traversed.


## Computing CarryOut

Carryln1 = b0.Carryln0 +a 0. Carryln0 $+\mathrm{a} 0 . \mathrm{b} 0$
Carryln2 = b1.Carryln1 + a1.Carryln1 + a1.b1

$$
=b 1 \cdot b 0 \cdot c 0+b 1 \cdot a 0 \cdot c 0+b 1 \cdot a 0 \cdot b 0+
$$

a1.b0.c0 + a1.a0.c0 + a1.a0.b0 + a1.b1

Carryln32 = a really large sum of really large products.

- Potentially fast implementation as the result is computed by going thru just 2 levels of logic unfortunately, each gate is enormous and slow.


## Generate and Propagate

Equation re-phrased:
$\mathrm{Ci}+1=a \mathrm{i} . \mathrm{bi}+\mathrm{ai} . \mathrm{Ci}+b i . \mathrm{Ci}$

$$
=(a i . b i)+(a i+b i) . C i
$$

Stated verbally, the current pair of bits will generate a carry if they are both 1 and the current pair of bits will propagate a carry if either is 1

Generate signal = ai.bi
Propagate signal $=a i+b i$
Therefore, $\mathrm{Ci}+1=\mathrm{Gi}+\mathrm{Pi} . \mathrm{Ci}$

## Generate and Propagate

$\mathrm{c} 1=\mathrm{g} 0+\mathrm{p} 0 . \mathrm{c} 0$
c2 = g1 + p1.c1
$=g 1+p 1 . g 0+p 1 . p 0 . c 0$
$\mathrm{c} 3=\mathrm{g} 2+\mathrm{p} 2 . \mathrm{g} 1+\mathrm{p} 2 . \mathrm{p} 1 . \mathrm{g} 0+\mathrm{p} 2 . \mathrm{p} 1 . \mathrm{p} 0 . \mathrm{c} 0$
$c 4=g 3+p 3 . g 2+p 3 . p 2 . g 1+p 3 . p 2 . p 1 . g 0+p 3 . p 2 . p 1 . p 0 . c 0$

Either,

a carry was just generated, or
a carry was generated in the lest step and onas propagated, or a carry was generated two steps oackand was propagated by both the next two stages, or
a carry was generated N steps back and was propagated by every single one of the N next stages

## Divide and Conquer

- The equations on the previous slide are still difficult to implement as logic functions - for the $32^{\text {nd }}$ bit, we must AND every single propagate bit to determine what becomes of c0 (among other things).
- Hence, the bits are broken into groups (of 4) and each group computes its group-generate and group-propagate.
- For example, to add 32 numbers, you can partition the task as a tree.



## P and G for 4-bit Blocks

- Compute P0 and G0 (super-propagate and super-generate) for the first group of 4 bits (and similarly for other groups of 4 bits)
P0 $=$ p0.p1.p2.p3
G0 = g3 + g2.p3 + g1.p2.p3 + g0.p1.p2.p3
- Carry out of the first group of 4 bits is

$$
\begin{aligned}
& \mathrm{C} 1=\mathrm{G} 0+\mathrm{P} 0 . \mathrm{C} 0 \\
& \mathrm{C} 2=\mathrm{G} 1+\mathrm{P} 1 . \mathrm{G} 0+\mathrm{P} 1 . \mathrm{P} 0 . \mathrm{C} 0
\end{aligned}
$$

- By having a tree of sub-computations, each AND, OR gate has few inputs and logic signals have to travel through a modest set of gates (equal to the height of the tree).


## Example

```
Add A 0001 1010 0011 0011
and B 1110}001011110101
    g }00000\quad00000010\quad001
    p 1111 1111 1111 1011
    P
    C4 = 1
```


## Carry Look-Ahead Adder

- 16-bit Ripple-carry takes 32 steps.
- This design takes how many steps?



## Review - A MIPS ALU Implementation



## Implementation Overview

- We need memory
- to store instructions
- to store data
- for now, let's make them separate units
- We need registers, ALU, and a whole lot of control logic
- CPU operations common to all instructions:
- use the program counter (PC) to pull instruction out of instruction memory
- read register values


## Big Picture


-What is the role of the Add units?

- Explain the inputs to the data memory unit.
- Explain the inputs to the ALU.
- Explain the inputs to the register unit.


## Clocking Methodology



- Which of the above units need a clock?
- What is being saved (latched) on the rising edge of the clock? Keep in mind that the latched value remains there for an entire cycle.

